a first surface upon which said bump electrodes are formed; 6 a second surface opposite said first surface: 7 a periphery adjacent said scribe lines; 8 a plurality of chip electrodes formed on said second surface along said 9 periphery; and ଡ଼ୁ a plurality of interconnection layers, each of said interconnection layers including a first end connected to a bump electrode of said bump electrodes and a second end connected a dorresponding ship electrode of said chip electrodes. each of said bump electrodes being located at a position other than over said corresponding chip electrode. 15 Please cancel claims 6-9 without prejudice or disclaimer. (Twice Amended) A semiconductor wafer, including: 1 10. a plurality of chip sections defined thereon by scribe lines, each chip 2 section having bump electrodes formed simultaneously thereon, the scribe lines 3 for separating the chip sections from each other without dividing bump electrodes thereon, said chip section including: a plurality of chip electrodes positioned on said chip section; and a plurality of interconnection layers for electrically connecting said chip 7 electrodes and said bump electrodes, 8 said bump electrodes being located at positions other than over said chip electrodes. (Twice Amended) A semiconductor wafer, including: 11. 1 a plurality of chip sections defined thereon by scribe lines, each chip 2 section having: 3 bump electrodes formed simultaneously thereon; 4 a plurality of chip electrodes positioned on said chip section; and 5 a plurality/of interconnection layers for electrically connecting said chip 6



1

2

3

1

2

2

2

2

1

2

3

electrodes and said bump electrodes.

said bump electrodes being located at positions other than over said chip electrodes.

Please add the following new claims:

-12. A semiconductor wafer as in claim 5, wherein each of said interconnection layers comprises an aluminum layer and a plating on said aluminum layer, wherein said plating contacts one of said bump electrodes and said aluminum layer contacts one of said chip electrodes.

- 13. A semiconductor wafer as in claim 12, wherein said plating comprises one of nickel and copper.
- 14. A semiconductor wafer as in claim 12, wherein said aluminum layer has a thickness of no greater than 1 micrometer.
- 15. A semiconductor wafer as in claim 12, wherein said plating has a thickness of at least 5 micrometers.
- 16. A semiconductor wafer as in claim 12, further comprising a gold layer between said bump electrode and said plating.
- 17. A semiconductor wafer as in claim 5, wherein said semiconductor chip has a center and said interconnection layers extend from said periphery toward said center.

Sult.

18. A semiconductor wafer as in claim 10, wherein each of said interconnection layers comprises an aluminum layer and a plating on said aluminum layer, wherein said plating contacts one of said bump electrodes and



4		said aluminum layer contacts one of said chip electrodes.
1	<u>t</u> -	19. S A semiconductor wafer as in claim 18, wherein said plating comprises
2		one of nickel and copper.
1 2		A semiconductor wafer as in claim 18, wherein said aluminum layer has a thickness of no greater than 1 micrometer.
1	-	A semiconductor wafer as in claim 18, wherein said plating has a thickness of at least 5 micrometers.
1 2 ,	1	A semiconductor wafer as in claim 18, further comprising a gold layer between said bump electrode and said plating.
	1+, , , , , , , , , , , , , , , , , , ,	A semiconductor wafer as in claim 10, wherein each of said chip sections has a center and a periphery and said interconnection layers extend from said periphery toward said center.
2 2 2 3 2 4	3	24. A semiconductor wafer as in claim 11, wherein each of said interconnection layers comprises an aluminum layer and a plating on said aluminum, wherein said plating contacts said bump electrode and said aluminum layer contacts said chip electrode.
1		28. To A semiconductor wafer as in claim 24% wherein said plating comprises
2		one of nickel and copper.
1	·	A semiconductor wafer as in claim 24, wherein said aluminum layer has a thickness of no greater than 1 micrometer.
1	,	4 24. A semiconductor wafer as in claim 24, wherein said plating has a